Robust motion estimation on a low-power multi-core DSP
نویسندگان
چکیده
منابع مشابه
Robust motion estimation on a low-power multi-core DSP
This paper addresses the efficient implementation of a robust gradient-based optical flow model in a low-power platform based on a multi-core digital signal processor (DSP). The aim of this work was to carry out a feasibility study on the use of these devices in autonomous systems such as robot navigation, biomedical assistance, or tracking, with not only power restrictions but also real-time r...
متن کاملLow-Power Embedded DSP Core for Communication Systems
This paper proposes a parameterized digital signal processor (DSP) core for an embedded digital signal processing system designed to achieve demodulation/synchronization with better performance and flexibility. The features of this DSP core include parameterized data path, dual MAC unit, subword MAC, and optional function-specific blocks for accelerating communication system modulation operatio...
متن کاملA Flexible, Low Power, High Performance DSP IP Core for Programmable Systems-on-Chip
1 Abstract – Recore Systems provides semiconductor IP solutions for programmable systems-on-chip. The coarse-grained reconfigurable technology of Recore promises to solve the flexibility, performance, power consumption and cost requirements of semiconductor businesses. In this paper, the Montium DSP core is introduced and an example is given of how this core can be used in programmable systems-...
متن کاملA Low Power and Error Tolerant Structure for Motion Estimation Core in H. 264/AVC Standard
Motion estimation is widely used for removing temporal data redundancy in many video coding systems. Motion estimation core is one of the biggest and the most complex cores in many of video coding standards. Nowadays, video systems are embedded into many of portable devices; hence, they need have a trade of between their power consumption and quality of output. Hardware failure is the most impo...
متن کاملA low-power DSP core architecture for low bitrate speech codec
.A VLSI irlllJl(~rll(~~lt;l.ti(.J~l of ;L low~~onv~r DSF’ is tloscribed. which is d<YliCilt(-d to the G.723.1 low bitr;it.f\ speech c:oclcc X numhcr of sophistiwtrd DSP microarcliitecturcs are dv\:isccl mainly 011 (lllill multiply ilC(‘llmulators, rounding and sntura.tion mechanisms. i1.11c1 t,wo-banked on-chip rrwmory. Thtb ~JIXJ~OSNI DSF’ ilrchitect~iw 1la.s lwm illtegridcd in tlitx r0t.a.l a...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: EURASIP Journal on Advances in Signal Processing
سال: 2013
ISSN: 1687-6180
DOI: 10.1186/1687-6180-2013-99